As transistor sizes scale down and levels of integration increase, leakage power has become a vital downside in modern low-power VLSI technology. This is often very true for ultra-low-voltage (ULV) circuits, wherever high levels of leakage force designers to selected relatively high threshold voltages, which limits performance. In this paper, we design different design approach of master slave D flip-flop with stacking power gating leakage reduction technique. Here these techniques essentially increase the effective resistance of leakage paths by adding sleep transistors between logic stacks and power supply rails. Power gating technique also provides many of the property from transistor stacking technique. The proposed approach saves maximum amount of the Leakage power without degrading the performance of the circuit. In this work we analyses the leakage power of three different types of CMOS design style such as pass transistor logic (PTL), transmission gates and gate diffusion input (GDI) design. All these proposed circuits are simulated with and without the application of leakage reduction techniques. The circuits are simulated using Cadence Virtuoso tool at 45nm technology for various parameters.
INTRODUCTION
Now a day low-power electronics devices such as laptops, computer, mobile phone power consumption has become major concern in VLSI design. The betray lifetime of such devices is nice concern. When mobile phone is operated in standby mode, bound programs of mobile phone are turned off throughout active mode but this does not stop the battery from obtaining depleted [1] [2] . This is because circuits which are de-activated by turning off bound programs still have discharge currents flowing through them. although the magnitude of leakage current is lesser than the conventional operational current but leakage current erodes battery life over comparatively long standby time whereas the conventional operational current erodes battery life over comparatively short speak time. So this is often why low power circuits for mobile applications are of great interest [3] [4] [5] . Implementation of master slave D flip flop to reduce the power consumption and to increase the speed has proved to be a worthy solution towards power reduction. Moreover, realization of master slave flip flop with CMOS transmission gate for achieving high speed ,along with lower power and area [6] [7] . The Performance of the master slave flip flop can be evaluated by measuring the factors such as leakage power, active power, and delay of the proposed circuit. Integrated circuit power dissipation consists of various components depending on the circuit operating mode. First, the switching or dynamic power element dominates throughout the active mode of operation and other there are two primary leakage sources, the active leakage component and the standby leakage component. The standby leakage could also be created by significantly smaller than the active leakage by changing the body bias conditions or by power-gating [8] [9] [10] .
Many leakage reduction techniques are present reduce leakage power in the circuit at significant level. Power Gating has become one of the most widely used circuit design techniques for reducing leakage current in Static power dissipation [11] [12] . This paper concentrates on reduction of leakage power which occurs during the transition from sleep mode to active mode. In this paper design low power master slave D flip flop using various CMOS design style such as pass transistor, transmission gate and GDI method. These all master slave D flip flops has been realized with stacking power gating leakage reduction technique in 45 nanometer technology.
PROPOSED STACKING POWER GATING TECHNIQUE
Power gating requires, for each circuit that can be turned off, the presence of a header (or footer) "sleep" transistor that can set the supply voltage of the circuit to ground level (or VDD level for footer) throughout idle times. Power gating also requires control logic to predict when would be a good time to power gate the circuit .This technique uses high threshold voltage sleep transistor which cut-off a circuit block when the block is not switching [13] . Here the sleep transistor is connected between actual ground rail and virtual ground [14] , [15] . This insertion of sleep transistor divides the power network into a permanent power network connected to the power supply and a virtual power network that drives the cells and can be turned off during inactive period. The figure 1 shown the power gating technique are applied on inverter circuit. In such a circuit, the supply voltage is turned off during the standby mode by using a PMOS transistor or an NMOS transistor; with proper switch sizing leakage-power can be reduced by more than two orders of magnitude. In active mode, the sleep transistor is on and the circuit functions as usual. In standby mode, the transistor is turned off, which disconnects the logic gate from power or ground. The basic mechanism by which the switch transistor reduces the leakage current of the power gated logic transistors is the increased body effect. 
CMOS IMPLEMENTATION OF D FLIP-FLOP CIRCUITS
In every digital circuit latches and Flip-Flops are most commonly used memory storage element. These memory storage elements are used for storing information. One latch or flip-flop can be capable to store one bit of information .This section present the implementations of three different design style of CMOS technology which is used to design the D flip-flops circuits. These flip-flop circuits are combined pair of master and slave D latch circuit.
Implementation of pass Transistor Logic (PTL) based D Flip-Flop Circuit
It is confirmed that pass transistor based CMOS logic can be frequently utilized where high speed and high packaging density is a major concern. The logic results in reduction in the number of transistors of the circuit by introducing differential logic and eliminating additional transistors. In pass transistor logic [16] style we use either NMOS or PMOS transistor to build a design. Logic levels are passed between nodes of circuit as transistors are utilized as switches. The amount of active devices is thus reduced; however as the number of stages increase it becomes difficult to observe a significant difference between high and low logic levels [17] [18]. Master-slave latches have been implemented using inverters and pass transistor logic (PTL) as shown in figure2. The two chained inverters are in memory state when the PMOS loop transistor is on, that is when clock (clk) = 0. Other two chain inverters on the right hand side acts in the opposite way. The flip-flop changes its state during the falling edge of the clock. 
Implementation of Transmission Gate based D Flip-Flop Circuit
Transmission gate and inverters are utilized to implement D flip-flop circuit as illustrated in Figure 3 shows. Transmission gate is a most commonly used CMOS structure for implementing integrated circuits that maintains switch function, efficient layout and logic reduction [19] .In figure 3 transmission gates T1 and T4 are turned ON and transmission gates T2 and T3 are turned OFF at the negative clock edge. At this stage the slave sustains a loop from inverters P3, P4 and T4. The value from Din, triggered previously, is kept within the slave at this time. At this stage master latches next state, but as T3 is OFF it does not reaches slave. T2 and T3 are turned ON at the positive edge of clock which latches the value to reach to slave through the loop of inverters P1, P2 and T2 [20] . 
Implementation of GDI based D Flipflop Circuit
The GDI approach allows implementation of a wide range of complex logic functions using only two transistors. This method is suitable for design of fast, low-power circuits, using a reduced number of transistors (as compared to CMOS and existing PTL techniques), while improving logic level swing and static power characteristics and allowing simple top-down design by using small cell library. The GDI method is based on the use of a simple cell as shown in Figure4 (a).
Representation of two GDI based latches connected as masterslave configuration is illustrated in Figure 4 (b). The state of circuit during period of operation is due to the body gates. The gates make two different paths and are confirmed by the clock (clk) signal. The first one is for transparent latch state, given that clock is low PMOS transistor is propagating the signals. The second one is for hold latch state, provided that the clock is high values of internal circuit is sustained because of NMOS transistors [20] [21] [22] . The complementary value in the internal signals and outputs is maintained by the inverters. 
CONCLUSION
In this paper we present designed and analysis of different CMOS logic style such as pass transistor logic, transmission gate and gate diffusion input (GDI) using with stacking power gating leakage reduction technique. As an observation result the stacking technique is more suitable technique for reducing maximum leakage power in all CMOS logic style. On the basis of simulation results the GDI based designed topology is suitable for designing high speed low power devices. Another advantage of this CMOS style it's providing greater design flexibility as compared to other design style. These all results were obtained on "cadence virtuoso tool" using specter simulator at 45nm CMOS technology and operated supply voltage is .7V.
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